

What is claimed is:

Sub B7

1. A memory device comprising:
2. an array of memory cells arranged in rows and columns, a portion of said memory cells
3. being divided into segments;

4. a global bias circuit generating a plurality of first bias currents; and
5. a plurality of local bias networks, each local bias network comprising:
6. a local bias circuit generating a plurality of second bias currents in response to a
7. corresponding one of the plurality of first bias currents, and
8. a plurality of segment bias circuits generating a third bias current, each segment
9. bias circuit being adjacent to a corresponding segment of said memory cells.

Sub C7

2. The memory device of claim 1 wherein each segment bias circuit provides a ground
feedback signal to said local bias circuit, and said local bias circuit adjusts said second bias
current in response to said ground feedback signal.

Sub D7

3. The memory device of claim 2 wherein the local bias circuit and the segment bias circuits
each comprises transistors and the ground feedback signal provides a relative bias voltage
between said transistors.

Sub E7

4. The memory device of claim 3 wherein said relative bias voltage is a voltage across a
2 gate and a source of said transistors.

1. 5. The memory device of claim 1 wherein each segment bias circuit includes a feedback
2 ground line coupled to the local bias circuit to provides a ground feedback signal, and said local
3 bias circuit adjusts said second bias current in response to said ground feedback signal.

1. 6. The memory device of claim 5 wherein the feedback ground lines of the segment bias
2 circuits are coupled to each other.

1. 7. The memory device of claim 5 wherein the feedback ground lines of the segment bias
2 circuits are coupled to a main ground line.

1 8. The memory device of claim 1, wherein the segment bias circuits are disposed in
2 geometric positions in the segments.

1 9. The memory device of claim 8 wherein the geometric position is approximately one-
2 fourth of the distance of the segments and relative to an end of the segment having the highest
3 voltage drop.

1 10. The memory device of claim 8 wherein the geometric position divides the bias voltage
2 difference in the segment approximately equally.

1 11. The memory device of claim 1, wherein each of the segment bias circuits are disposed
2 adjacent one of said memory cells in a segment to divide said segment into two portions having
3 an equal voltage drop from said segment bias current to a corresponding end of said segment.

1 12. The memory device of claim 1 wherein the global bias circuit includes a global trim
2 circuit to adjust the plurality of first bias currents in response to a global trim signal.

1 13. The memory device of claim 12 wherein each local bias network comprises a local trim
2 circuit to adjust the plurality of second bias currents in response to a local trim signal.

1 14. The memory device of claim 1 wherein each local bias network comprises a local trim
2 circuit to adjust the plurality of second bias currents in response to a local trim signal.

1 15. The memory device of claim 1 wherein the local bias circuit comprises an output circuit
2 to switch on and off the second bias current and a clock circuit to provide an overlapping clocks
3 to the output circuit to form a break before make connection to the plurality of segment bias
4 circuits.

1 16. The memory device of claim 1 wherein the local bias circuit comprises a bias generator
2 comprising an n-type channel bias structure for providing said second bias current.

1 17. The memory device of claim 16 wherein the n-type channel bias structure comprises a
2 native type transistor and an enhancement type transistor coupled in a self cascoding
3 arrangement.

1 18. The memory device of claim 17 wherein a drain of the native type transistor is arranged a
2 terminal that provides the second bias current.

1 19. The memory device of claim 17 wherein a bulk of the native type transistor and the
2 enhancement type transistor is coupled to ground, and the drain of the enhancement type
3 transistor is coupled to a ground feedback line.

1 20. The memory device of claim 17 wherein a bulk of the native type transistor and the
2 enhancement type transistor is coupled to a ground feedback line, and the drain of the
3 enhancement type transistor is coupled to the ground feedback line.

1 21. The memory device of claim 1 wherein the local bias circuit comprises an interface
2 coupled to a test point for providing a read current or receiving a write current.

1 22. A method for biasing an array of memory cells arranged in rows and columns, the
2 method comprising:
3 dividing a portion of the rows of memory cells into segments;
4 generating a plurality of global bias currents;
5 generating a plurality of local bias currents in response to a corresponding one of the
6 plurality of global bias currents; and
7 generating a plurality of segment bias currents for application to a corresponding one of
8 the segments in response to a corresponding one of the plurality of local bias currents, each
9 segment bias current being generated adjacent to a corresponding segment of said memory cells.

1 23. The method of claim 22 further comprising:
2 adjusting ones of said plurality of local bias currents in response to a ground feedback
3 signal from corresponding ones of the segments of memory cells.

1 24. The method of claim 23 further comprising coupling the feedback ground signal from
2 each segment to each other.

1 25. The method of claim 23 further comprising coupling the feedback ground signal of the
2 segments to a main ground line.

1 26. The method of claim 22, further comprising applying the segment bias currents to
2 segments in geometric positions in the segments.

1 27. The method of claim 26 wherein the geometric position is approximately one-fourth of
2 the distance of the segments and relative to an end of the segment having the highest voltage
drop.

1 28. The method of claim 26 wherein the geometric position divides the bias voltage
2 difference in the segment approximately equally.

1 29. The method of claim 22, wherein applying each of the segment bias currents to a
2 corresponding segment of said memory cells to divide said segment into two portions having an
3 equal voltage drop from a location of said application of said segment bias current to a
4 corresponding end of said segment.

1 30. The method of claim 22 further comprising applying a read current to or receiving a write
2 current from a test point to test the plurality of local bias currents.

1 31. A distributed current network comprising:
2 a global bias network generating a plurality of local bias drive currents; and
3 a plurality of local bias networks coupled to the global bias network, each local bias
4 network generating a segment bias current in response to a corresponding one of the plurality of
5 local bias drive currents.

1 32. The distributed current network of claim 31 wherein the local bias network comprises:
2 a local bias current generating a segment bias voltage in response to said corresponding
3 one of the plurality of local bias drive currents; and
4 a plurality of segment biasing currents, each segment biasing current generating a
5 segment bias current in response to said local bias drive current.

1 33. The distributed current network of claim 32 wherein the plurality of segment biasing
2 circuits includes a ground feedback line coupled to the local bias current circuit and the local bias
3 current circuit further adjusts the local bias drive current based on feedback currents on the
4 ground feedback line.

1 34. A testing device comprising:
2 a test pad;
3 a resistive element having a first terminal coupled to the test pad and having a second
4 terminal;
5 a first transistor of a first type including a first terminal coupled to the second terminal of
6 the resistive element, including a second terminal spaced apart from said first terminal with a
7 channel therebetween, and including a gate for controlling current in said channel; and
8 a transfer gate including a first terminal coupled to the second terminal of the first
9 transistor of the first type and including a second terminal coupled to a circuit current terminal.

1 35. The testing device of claim 34 further comprising:
2 a second transistor of the first type including a first terminal coupled to the first terminal
3 of the first transistor of the first type, including a second terminal spaced apart from said first
4 terminal with a channel therebetween, and including a gate coupled to the gate of the first
5 transistor of the first type for controlling current in said channel; and
6 a third transistor of the first type including a first terminal coupled to the second terminal
7 of the second transistor of the first type, including a second terminal coupled to a ground
8 terminal and spaced apart from said first terminal with a channel therebetween, and including a
9 gate coupled to the ground terminal for controlling current in said channel.

1 36. The testing device of claim 35, wherein the transfer gate comprises:
2 a plurality of third transistors of the first type, each third transistor of the first type
3 including a first terminal, including a second terminal spaced apart from said first terminal with a
4 channel therebetween, and including a gate for controlling current in said channel, the first and
5 second terminals of the third transistors of the first type being coupled in series between the first
6 terminal of the transfer gate and the second terminal of the transfer gate, the gates of the third
7 transistors of the first type being coupled together and to an enable signal; and
8 a plurality of first transistors of a second type, each first transistor of the second type
9 including a first terminal, including a second terminal spaced apart from said first terminal with a
10 channel therebetween, and including a gate for controlling current in said channel, the first and
11 second terminals of the first transistors of the second type being coupled in series between the
12 first and second terminals of the transfer gate, the gates of the first transistors of the second type
13 being coupled together and to an inverted enable signal.

1 37. A memory device comprising:
2 an array of memory cells arranged in rows and columns;
3 a first bias circuit generating a bias current; and
4 a second bias circuit comprising a plurality of bias current sources, each bias current
5 source coupled to a corresponding memory cell and mirroring said bias current.

1 38. The memory device of claim 37 wherein the first bias circuit includes a current source
2 and a first bias transistor and each bias current source includes a second bias transistor coupled to
3 a corresponding memory cell and is coupled to the first bias transistor to mirror said bias current.

1 39. The memory device of claim 37 wherein the memory cells are hot electron injection
2 memory cells.

1 40. The memory device of claim 37 wherein the memory cells are split gate memory cells.